



FICURE 2



Floure 3



Floure 4





FIGURE 5



Fleure 6





FIGURE 7

0						, 		<del>- ,</del>	<del>-</del>	<u> </u>	7
Р 15	ATM Header HWord 0	ATM Header HWord 1	TCN	Data HWord 0	Data HWord 1	•	•	•	Data HWord 22	Data HWord 23	
٩											
	0	<b>T</b>	8	က	4				24	25	•
			•								
•						•					






FIGURE 11





FIGURE 12



Fleure 13

FIGURE 14





FIGURE 15



FRURE 16




FIGURE 17

Call Bus Cycle	Tx France	Poli	Grani Address	Crant Emphie	Keel	Tx Data (To Stave)	Rx Data	Act Lo
0/58	1			1			(From Slave)	
1		0		<u> </u>	1	First Byte of Cell	First Byte	-
2		Odd Request	1			Byte 2	Byte 2	
3			-			Byte 3	Byte 3	1
4			0	•		Byte 4	<del>-   `                                  </del>	4
5	,	0	"	0	0		Byte 4	$\dashv$
6-9				"	١	Byte 5	Byte 5	<del> </del>
10		Even Request				Bytes 6-9	Bytes 6-9	_
11-14		Even Kequest	-			Byte 10	Byte 10	4
15				-		Bytes 11-14	Bytes 11-14	4
		0	Slot to			Byte 15	Byte 15	
16			Reset	Reset		Byte 16	Byte 16	
17 [5				Туре	1	Byte 17	Byte 17	
18	-	Odd Ready				Byte 18	Byte 18	].
19-2 <b>5</b>			1 .			Bytes 19-25	Bytes 19-25	
26	0	0 Even Ready 0				Byte 26	Byte 26	
27-3 <b>3</b>		0	0		ļ	Bytes 27-33	Bytes 27-33	0 (CBM
34 🖑		Odd Present		0		Byte 34	Byte 34	checks
35-41-		0				Bytes 35-41	Bytes 35-41	at
42		Even Present				Byte 42	Byte 42	Cycle 18 only)
43-49		0 .				Bytes 43-49	Bytes 43-49	16 Only)
50		Odd Stop			0	Byte 50	Byte 50	
51 🗓			Grant	_	]	Byte 51	Byte 51	
52				1		Byte 52	Byte 52	
53		0				Byte 53	Byte 53	
54						Byte 54	Byte 54	
55			o	1		Byte 55	Byte 55	
56	1	Even Stop	ľ			Byte 56	Byte 56	•
57						0		
58/0	1	0				First Byte of next cell	0	1

A. 0. 5	St (1.00 ***********************************	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	9 6000000000000000000000000000000000000	×2000000000000000000000000000000000000				
Cell Bus Cycle	Tx Frame	Poli	Cirant Address	Grent Enable	Reset	Tx Date (From CBM)	Rx Deta (To CBM)	Ack Lo
0/58	1	Hi-Z		1		First Byte of	Hi-Z	0
1			]		]	Cell	First Byte	
2		Odd Request				Byte 2	Byte 2	1
3						Byte 3	Byte 3	Hi-Z
4						Byte 4	Byte 4	7
5		Hi-Z	0			Byte 5	Byte 5	
6-8			_	0	0	Bytes 6-8	Bytes 6-8	7
9						Byte 9	Byte 9	1
10		Even Request		1		Byte 10	Byte 10	1
11						Byte 11	Byte 11	1
12-14				]		Bytes 12-14	Bytes 12-14	1
15		Hi-Z	Sleen			Byte 15	Byte 15	1
16			Slot to Reset	Reset	<u> </u>	Byte 16	Byte 16	1
17	]	•		Туре	1	Byte 17	Byte 17	
18		Odd Ready				Byte 18	Byte 18	1
19						Byte 19	Byte 19	1
20-24		Hi-Z				Bytes 20-24	Bytes 20-24	1
25			]			Byte 25	Byte 25	
26		Even Ready				Byte 26	Byte 26	
27	0					Byte 27	Byte 27	
27-32		Hi-Z	]			Bytes 27-32	Bytes 27-32	
33	<u>}</u>		]_			Byte 33	Byte 33	
34		Odd Present	0	0		Byte 34	Byte 34	0
35						Byte 35	Byte 35	
35-40		Hi-Z				Bytes 35-40	Bytes 35-40	
41						Byte 41	Byte 41	
42		Even Present			0	Byte 42	Byte 42	
43						Byte 43	Byte 43	
43-48		Hi-Z				Bytes 43-48	Bytes 43-48	
49						Byte 49	Byte 49	
50		Odd Stop				Byte 50	Byte 50	
51	ļ		Grant	3		Byte 51	Byte 51	j
52						Byte 52	Byte 52	l
53		Hi-Z	]	•	· .]	Byte 53	Byte 53	1
54					[	Byte 54	-Byte 54	
55		1	0	1.	Ĺ	Byte 55	Byte 55	
56		Even Stop			Ĺ	Byte 56	Byte 56	
57					L	0	7	
58/0	1	Hi-Z				First Byte of next cell	Hi-Z	




FIGURE 20




FIGURE 21


		START					
		V		,			
2202	= Extra	ct connects	on munter	and slot	ID from	cell head	er.
		$\bigvee$			,		
2204	2 Form	cell bus m	umler.				
		V	· ·				
2206	= Form	first ad	drass.				
		<b>V</b>					
1208	2 acces	s first exte	anal men	on using	first add	ress.	
		V		· · · · · · · · · · · · · · · · · · ·		· • • • • • • • • • • • • • • • • • • •	rindige galanta umanno to e successo a suspensi
1210	- Read	switch as	ldress.	****			
	: : : _					open calculationing grades.	
2212	2 = Route	data to A	the switch.		**********************************		
		•				. Puis Miles	
107	ENG		<del>-</del>				
153	#! .::				 		
	: : 	-					
.II .D				-	- · -	•	

14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	Slot ID R V Reserved	Reserved	ID - 0=CBM0, 1=CBM1, 2=CBM2, 3=CBM3, 4=MCB, 5=CBS  - Can specify up to 8 service modules per cell bus master lid entry  erved - These bits must be set to zero
11			CBM1 o 8 ser must b
12			10, 1= iy up t e bits 1
13	<u>a</u>		CBN specif
14	Target ID		et ID - 0=(D - Can spanie)  alid centry served - 7
15			Target   Slot ID V - Vali R, Rese
	0 <b>%</b>	<b>M</b>	

Fronke 23

rmation	Address Map RAM (Addressed by the QE TX Address)	0x01	0x02	0x13	0x14	0x25	0x26	0x31	0x32	0x33	0x34	0x35	0x36	0x40	NOT USED	
CBC Hardware Information	QE Chip TX Address	0	1	2	3	4	5	9	7	8	6	10	11	12	13	14-15
CB(	CBC Chip Logic	CBM0	CBM0	CBM1	CBM1	CBM2	CBM2	CBM3	CBM3	CBM3	СВМЗ	CBM3	СВМЗ	MCE .	CBS	N/A
17 11 16m, it 15 Hull thall fluib	QE Chip Number	0	0	0	0	0	0	0	0.	0	0	0	0	0	0	0
	Physical Slot ID (on that Cell Bus)	1	2	3	4	5	9	-	2	3	4	5	9	N/A	N/A	N/A
	Cell Bus Number	0	0	_	_	2	2	3	3	3	3	3	3	N/A	V/V	N/A
Firmware Information	Chassis Slot Number	1	2	3	4	5	9	17	18	61	20	21	22	N/A	8 for PSM Card in Slot 7, 7 for PSM Card in Slot 8	N/A
Firmwar	Comment	Fast or Slow SM	Slow SM only	Internal to CBC	Internal to CBC (RX is Connected to PSM in Slot 8, TX is NOT USED)	NOT USED										
	Device	SM0	SM1	SM2	SM3	SM4	SMS	SM6	SM7	SM8	SM9	SM10	SM11	MCE	Slave	Not Used
	CBC Device Number	0	_	2	3	4	5	9	7	œ	6	10	11	12	13	14-15

	2 7 7	Τ		T	Π		T		<del>                                     </del>	Т	Τ	Τ	Τ-	T	T	Τ
formation	Address Map RAM (Addressed by the QE TX Address)	0x0	0x0A	0x1B	0x1C	0x2D	0x2E	0x39	0x3A	0x3B	0x3C	0x3D	0x3E	0x40	NOT USED	NOT USED
CBC Hardware Information	QE Chip TX Address	0		2	3	4	5	9	7	8	6	10	111	12	13	14-15
CB	CBC Chip Logic	СВМО	СВМО	CBM1	CBM1	CBM2	СВМ2	СВМЗ	СВМЗ	СВМЗ	СВМЗ	СВМЗ	СВМ3	MCE	CBS	. A/N
	QE Chip Number	_	1	_	-	-	1	1	1	1		-	_	1	_	_
	Physical Slot ID (on that Cell Bus)	6	10	11	12	13	14	6	10	11	12	13	14	N/A	N/A	N/A
nv.	Cell Bus	4	4	5	5	9	9	7	7	7	7	7	7	N/A	N/A	N/A
re Information	Chassis Slot Number	6	10	11	12	13	14	25	26	27	28	29	30	- A/N	N/A	N/A
*Firmware	Comment	Fast or Slow SM	Slow SM only	Slow SM only	Slow SM only	Slow SM only	Slow SM only	Slow SM Only	Internal to CBC	Internal to CBC NOT USED	NOT USED					
	Device	SM0	SM1	SM2	SM3	SM4	SMS	SM6	SM7	SM8	SM9	SM10	SM11	MCE	Slave	Not Used
	CBC Device Number	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30-31



Floure 26




FIGURE 27




FIGURE 28





FIGURE 29

		CBM	CBM	CBS
Parameter	Purpose	Egress FIFO	Ingress FIFO	Ingress FIFO
num_bits_in_fifo_word	Number of bits in each FIFO word	34	34	34
num_words_in_cell	Number of words in one cell	4-	4-	14
log2_num_words_in_cell	Minimum bits needed to represent num_words_in_cell	4	4	4
num_cells_in_fito	Number of cells in the FIFO	89	8	16
log2_num_cells_in_fifo	Minimum bits needed to represent num_cells_in_fifo	e e	9	4
log2_num_words_in_fifo	Number of bits in FIFO address	7	7	8
wclk_2_rclk_ratio	WCLK to RCLK frequency ratio (minimum = 1) - WCLK=50 MHZ RCLK=21 MHZ RATIO=3 WCLK=21 MHZ RCLK =50 MHZ RATIO = 1	е	-	-
rclk_2_wclk_ratio	ACLK to WCLK frequency ratio (minimum = 1) - RCLK=50 MHZ WCLK=21 MHZ RATIO=3 ACLK=21 MHZ WCLK =50 MHZ RATIO = 1	-	е	е

Name	Count	Direction	Comments
Write Port Interface			
write_clk_i	ļ	Input	Write Port Clock
welk_reset_i	ļ	Input	Write Port Reset
write_data_i	num_bits_in_fifo_word	Input	Write Data Input
write_en_i	ļ	Input	Write Enable
write_catt_cntr_o	log2_num_cells_in_fito	Output	Write Port Cell Count
cell_space_avail_o	ļ	Output	Room for at least one more cell
Read Port Interface			
read_clk_i	-	Input	Read Port Clock
rclk_reset_i	•	Input	Read Port Reset
read_data_o	num_bits_in_fifo_word	Output	Read Data Output
read_en_i	_	Input	Read Enable
read_cell_cntr_o	log2_num_cells_in_fifo	Output	Read Port Cell Count
cell_avail_o	_	Output	At least one more cell in FIFO
			Granting Processor Port for reading;
allow_proc_read_!	<del>-</del>	Input	When the allow proc_read_i is asserted, the Read Port is not allowed to read. In addition, the next 2 cycles following the last cycle the allow proc_read_i is asserted are also not available.
Processor Port Interface			
proc_read_req_i	-	Input	Processor request read operation
proc_read_adrs_i	log2_num_words_in_fifo	Input	Processor read address
proc_read_data_o	num_bits_in_fifo_word	Output	Processor read data
proc_read_done_o	_	Output	Processor read request completed
BIST Interface			
bist_test_i	-	Input	
bist_cntl_i	ı	Input	
br_flag_o	1	Output	
bist_complete_o	l	Output	






FIGURE 33




FIGURE 34





FIGURE 35

	STAR		
	V		
3602	Z Progra	in cell count value for output of write port cell count.	
	W.		
3604 =	- Does	IFO all count exceed programmed all count?	
<b>300</b> 7	N YE	S INO	
2106	<b>-</b> 1	dusting lall to FTEO	
3600	- suspe	nd reading of cells to FIFO.	
	4	· · · · · · · · · · · · · · · · · · · ·	
3608	= Rome	cells to a different FIFO.	
		The same of the sa	
		1	
: 42 12	•••	Resume reading cells to FIFO 36,	-
	• • •		
107	•		
		END	
144	.1		
102			
	• • • • • • • • • • • • • • • • • • • •		



FICURE 37




FIGURE 38

	_
	(STREET)
	(START)
	<u> </u>
3902 =	Thogram controller with delay values for sewice modules.
	······································
3904 =	Configure relative service delay register.
·	
3906 =	Configure service delay accumulator register.
	· · · · · · · · · · · · · · · · · · ·
1900 Z	each service wodule.
3108	Concerne former for the same of the same for
	each service module.
tas	
i lad	
[]	(END)
:43 :52	
; #.	···
10	FIGURE 39
	!
101	
144	
•	
. <u> <del>-</del> .</u>	
·	
-	




FIGURE 40

FlouRE 41